《Microelectronics Process》lecture10

3.155/6.,152] Lecture10 Lithography- Part 1 Prof. martin a, schmidt Massachusetts Institute of Technology 10/8/2003
3.155J/6.152J Lecture 10: Lithography – Part 1 Prof. Martin A. Schmidt Massachusetts Institute of Technology 10/8/2003

Outline The lithographic Process a BasIc process Definitions Fundamentals of Exposure Exposure Systems Resists Advanced Lithography Recommended reading Plummer, chapter 5 Other: Campbell, Chapter 7, 8,9 Fall 2003-MA Schmidt 315516.152]- Lecture10-side2
Outline The Lithographic Process Basic Process Definitions Fundamentals of Exposure Exposure Systems Resists Advanced Lithography Recommended reading Plummer, Chapter 5 Other: Campbell, Chapter 7,8,9 Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 2

IC Process Circuit design Process simulation An idea- Device Simulation - A file Mask Layout Shop BOXES Design Rules Wafer Wafers Fab Fall 2003-MA Schmidt 3.155] 6.152]-Lecture 10-Slide 3
IC Process Circuit Design Process Simulation Device Simulation Layout BOXES Mask Shop Design Rules Wafers Wafer Fab Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 3 An idea A file

Wafer Fab- Lithography Most Common measure of Complexity of Masks, Minimum Feature(examples) Approximately 50% of the process steps Oxidation H Litho Etch H Oxidation/ Deposition H Litho Etch H Implant Anneal H Litho Etch H Metal Deposition Litho i Etch Sinter Drives infrastructure Cleanliness Vibration Temperature and humidity Fall 2003-MA Schmidt 3.155] 6.152]-Lecture 10-Slide 4
Wafer Fab - Lithography Most Common Measure of Complexity # of Masks, Minimum Feature (examples) Approximately 50% of the Process Steps Litho Etch Oxidation/Deposition Litho Etch Implant Anneal Litho Etch Metal Deposition Litho Etch Sinter Oxidation Drives Infrastructure Cleanliness Vibration Temperature and Humidity Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 4

Semiconductor Roadmap Year of first DRAM Shipment 1997 1999 2003 2006 2009 2012 DRAM Bits/ Chip 256M1G 4G 64G256G Minimum Feature Size nm Isolated Lines(MPU 200 140 100 Dense Lines (DRAM) 250 130 100 70 Contacts 200 140 110 Gate CD Control 3c(nm) 10 Alignment(mean 3o)(nm) 65 Depth of Focus(um) 0.8 0.7 0.6 0.5 0.5 0.5 Defect Density (per layer/m?) 100 80 60 40 Defect Size (nm) @80@60@40⊙30@20⊙15 DRAM Chip Size(mm?) 280 560 790 11201580 MPU Chip Size(mm2) 300 360 430 520 620 750 Field Size(mm) 22x2225x3225x3625x4025x4425x52 Exposure Technology 248mm248nm248nm193mm193mm? DUV DUV DUVDUV 193nm UV Minimum Mask Count 22/2424 24/26262828 Fall 2003-MA Schmidt 3. 155]6. 152]-Lecture 10-Slide 5
Semiconductor Roadmap Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 5

Pattern Transfer Steps Coat with photoresist pose Mask ++t Develop Etch Strip resist Wet etch Fall 2003-MA Schmidt 3.155]6.152]-Lecture 10-Slide 6
Pattern Transfer Steps Mask Coat with photoresist Develop Strip resist Expose Etch* *Wet etch Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 6

Definitions Metrics Resolution Throughtput Registration(Alignment) Exposure Systems-UV Projection -Fraunhofer Proximity-Fresnel Contact -Fresnel Advanced DUV, E-Beam, X-Ray, Nano-imprint Resists a Positive/Negative Contrast CMTE Fall 2003-MA Schmidt 3. 155] 6. 152]-Lecture 10-Slide 7
Definitions Metrics Resolution Throughtput Registration (Alignment) Exposure Systems - UV Projection - Fraunhofer Proximity - Fresnel Contact - Fresnel Advanced DUV, E-Beam, X-Ray, Nano-imprint Resists Positive/Negative Contrast CMTF Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 7

Lithography Systems Proximity Contact rojection Mask Wafer Fall 2003-MA Schmidt 3.155]6.152]-Lecture 10-Slide 8
Lithography Systems Proximity Contact Projection Mask Wafer Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 8

Contact/ Proximity Printing Aperture Resist Wafer Incident Plane Wave Proximity Projection Contact Light Intensity at Resist Surface Separation Depends on Type of System Fall 2003-MA Schmidt 3.155]6.152]-Lecture 10-Slide 9
Contact/Proximity Printing Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 9

Contact/ Proximity Printing Mask Incident Plane Wave Aperture Resist Wafer Applies when x <g< w2/it inestyrRrs Minimum resolvable feature =(g)1/2 Fall 2003-MA Schmidt 315516.152]- Lecture10-side9
Contact/Proximity Printing Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 10 – Slide 9 Applies when O < g < W 2 / O Minimum resolvable feature = ( Og)1/2
按次数下载不扣除下载券;
注册用户24小时内重复下载只扣除一次;
顺序:VIP每日次数-->可用次数-->下载券;
- 《Microelectronics Process》lecture8a.pdf
- 《Microelectronics Process》lecture7a.pdf
- 《Microelectronics Process》Lecture6a.pdf
- 《Microelectronics Process》lecture6.pdf
- 《Microelectronics Process》lecture5.pdf
- 《Microelectronics Process》lecture4.pdf
- 《Microelectronics Process》lecture3b.pdf
- 《Microelectronics Process》lecture3b(1).pdf
- 《通信原理》课程教学资源(教案)第8章 差错控制编码.doc
- 《通信原理》课程教学资源(教案)第7章 数字信号的调制传输.doc
- 《通信原理》课程教学资源(教案)第6章 数字信号的基带传输.doc
- 《通信原理》课程教学资源(教案)第5章 模拟信号的波形编码.doc
- 《通信原理》课程教学资源(教案)第4章 模拟角调制.doc
- 《通信原理》课程教学资源(教案)第3章 模拟线性调制.doc
- 《通信原理》课程教学资源(教案)第2章 预备知识.doc
- 《通信原理》课程教学资源(教案)第1章 绪论.doc
- 《通信原理》课程教学资源(教案)表附2-2大x值的Q(x)函数表.doc
- 《数字系统与VHDL程序设计语言》课程教学资源(PPT课件讲稿,共六章).ppt
- 山东大学:《数字电子技术基础》课程教学资源(PPT课件讲稿)第四章 组合逻辑模块及其应用.ppt
- 山东大学:《数字电子技术基础》课程教学资源(PPT课件讲稿)第六章 时序逻辑电路.ppt
- 《Microelectronics Process》lecture12.pdf
- 《Microelectronics Process》lecture15.pdf
- 《Microelectronics Process》lecture16a.pdf
- 《Microelectronics Process》lecture18.pdf
- 《Microelectronics Process》lecture22.pdf
- 《Microelectronics Process》lecture23.pdf
- 《Microelectronics Process》lecture17.pdf
- 《Microelectronics Process》lecture 20.pdf
- 《Microelectronics Process》lecture1.pdf
- 《Microelectronics Process》lecture1-1.pdf
- 《Microelectronics Process》lecture2.pdf
- 《Microelectronics Process》lecture21.pdf
- 《Microelectronics Process》MEMS LAB SESSION 1.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》MEMS LAB SESSION 2.pdf
- 《Microelectronics Process》MEMS LAB SESSION 3.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》Microelectronics Processing technology.pdf
- 《Microelectronics Process》MEMS Mask layout.pdf