《Microelectronics Process》lecture2

3155/6.,152] Lecture2 IC Lab overview Prof martin a schmidt Massachusetts Institute of Technology 9/8/2003
3.155J/6.152J Lecture 2: IC Lab Overview Prof. Martin A. Schmidt Massachusetts Institute of Technology 9/8/2003

Outline The mosfet structure Semiconductor Doping The mosfet as a switch A MOSFET Process The Mos capacitor Process Recommended reading Plummer, Chapter 1 Fall 2003-MA schmidt 3. 155J 6.152]-Lecture 2-Slide 2
Outline The MOSFET Structure Semiconductor Doping The MOSFET as a Switch A MOSFET Process The MOS Capacitor Process Recommended reading Plummer, Chapter 1 Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 2

MOSFET D Gate G Oxide Source Drain Bulk Fall 2003-MA schmidt 3. 155J 6.152]-Lecture 2-Slide 3
MOSFET G Source Drain Oxide Gate Bulk S D D G S Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 3

N-Channel mosfet OV D Gate Oxide n-type n-type p-type Fall 2003-MA schmidt 3. 155J 6.152]-Lecture 2-Slide 4
N-Channel MOSFET +VG n-type n-type Oxide Gate p-type 0 V +V D Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 4

A Word about Doping Silicon has four valence electrons It covalently bonds with 4 adjacent atoms in the crystal lattice si):(Si)°(Si):(si)。(Si):(Si):(Si)°(si):(Si s):③:(::(:③:(:(s:③° 9:(:○::③⑨:(:③: ③::③:(::(:(:(:( s):():):(s):(s):(s):(S):(S):(i Fall 2003-MA schmidt 3. 155J 6. 152]-Lecture 2-Slide 5
A Word About Doping…. Silicon has four valence electrons It covalently bonds with 4 adjacent atoms in the crystal lattice Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 5

Intrinsic semiconductor Increasing temperature causes creation of free carriers 1010 cm free carriers at 23C(out of 2x cm-3) Intrinsic Conductivity s):(s):(s):(s):(s):(s):(s):(s):(S (:(:(:(:④:(:③S si)。(si)(si)。(si ⑤(::⑤:⑤ ③::③:(::(:(:(:( s):():):(s):(s):(s):(S):(S):(i Fall 2003-MA Schmidt 3. 155J 6.152]-Lecture 2-Slide 6
Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 6 Intrinsic Semiconductor Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Increasing Temperature Causes Creation of Free Carriers 1010 cm-3 free carriers at 23C (out of 2x1023 cm-3) Intrinsic Conductivity

N-type Doping Phosphorus has 5 valence electrons Donates one conduction electron n-type Our substrate has 1055 cm phosphorus(1 in 108) s):(s):(s):(s):(s):(s):(s):(s si):(S):(si):(S):(s):(s):S:(S5):(S)° si)。(si)(si)。(si :⑨:(:⑨:③ ③::③:(::(:(:(:( s):():):(s):(s):(s):(S):(S):(i Fall 2003-MA schmidt 3. 155J 6.152]-Lecture 2-Slide 7
N-type Doping Phosphorus has 5 valence electrons ‘Donates’ one conduction electron – n-type Our substrate has 1015 cm-3 phosphorus (1 in 10 8) Si Si Si Si Si Si Si Si Si SiSiSiSi SiSiSiSi Si SiSiSiSi Si Si Si Si Si SiSiSiSi Si Si Si Si P Si Si Si Si Si Si Si Si Si Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 7

P-type Doping Boron has 3 valence electrons Accepts' one electron from lattice Creates a hole-p-type s):(s):(s):(s):(s):(s):(s):(s):(S s):③:(::(:③:(:(s:③° (③::○:○: ③::③:(:③:(:(:(:( s):():):(s):(s):(s):(S):(S):(i Fall 2003-MA Schmidt 3. 155J 6.152]-Lecture 2-Slide 8
Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 8 P-type Doping B Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Boron has 3 valence electrons ‘Accepts’ one electron from lattice Creates a ‘hole’ – p-type

Counter Doping The addition of one more b than p causes the doping type to change from n-type to p-type si):(Si)°(Si):(si)。(Si):(Si):(Si)°(si):(Si s):③:(::(:③:(:(s:③° si)。(si)(si)。(si :(:(:(: ③::③:(:③:(:(:(:( s):():):(s):(s):(s):(S):(S):(i Fall 2003-MA Schmidt 3. 155J 6.152]-Lecture 2-Slide 9
Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 9 Counter Doping Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si Si P B The addition of one more B than P causes the doping type to change from n-type to p-type

Counter doping process n-type(1015 cm3) Implant boron and anneal 1015 Concentration p-type(1015 cm3 n-type(1015 cm3) Depth Fall 2003-MA schmidt 3.155/6.152]- Lecture2-side10
Counter Doping Process n-type (1015 cm-3) 1015 Concentration n-type (1015 cm-3) p-type (>1015 cm-3) Implant Boron and Anneal Depth Fall 2003 – M.A. Schmidt 3.155J/6.152J – Lecture 2 – Slide 10
按次数下载不扣除下载券;
注册用户24小时内重复下载只扣除一次;
顺序:VIP每日次数-->可用次数-->下载券;
- 《Microelectronics Process》lecture1-1.pdf
- 《Microelectronics Process》lecture1.pdf
- 《Microelectronics Process》lecture 20.pdf
- 《Microelectronics Process》lecture17.pdf
- 《Microelectronics Process》lecture23.pdf
- 《Microelectronics Process》lecture22.pdf
- 《Microelectronics Process》lecture18.pdf
- 《Microelectronics Process》lecture16a.pdf
- 《Microelectronics Process》lecture15.pdf
- 《Microelectronics Process》lecture12.pdf
- 《Microelectronics Process》lecture10.pdf
- 《Microelectronics Process》lecture8a.pdf
- 《Microelectronics Process》lecture7a.pdf
- 《Microelectronics Process》Lecture6a.pdf
- 《Microelectronics Process》lecture6.pdf
- 《Microelectronics Process》lecture5.pdf
- 《Microelectronics Process》lecture4.pdf
- 《Microelectronics Process》lecture3b.pdf
- 《Microelectronics Process》lecture3b(1).pdf
- 《通信原理》课程教学资源(教案)第8章 差错控制编码.doc
- 《Microelectronics Process》lecture21.pdf
- 《Microelectronics Process》MEMS LAB SESSION 1.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》MEMS LAB SESSION 2.pdf
- 《Microelectronics Process》MEMS LAB SESSION 3.pdf
- 《Microelectronics Process》Massachusetts Institute of Technology.pdf
- 《Microelectronics Process》Microelectronics Processing technology.pdf
- 《Microelectronics Process》MEMS Mask layout.pdf
- 《Microelectronics Process》Gas kinetics, vacuum tehcnology.pdf
- 《Microelectronics Process》Microelectronic Processing Fall Term.pdf
- 《Microelectronics Process》Microelectronic Processing.pdf
- 《Microelectronics Process》Problem 3.pdf
- 《Microelectronics Process》Problem set 2 Solutions.pdf
- 《Microelectronics Process》Problem Set: Lithography.pdf
- 《Microelectronics Process》Problem set 4 solutions.pdf
- 《Microelectronics Process》Problem set 5 Etching.pdf
- 《Microelectronics Process》Problem set s solutions.pdf
- 《Microelectronics Process》Martin schmidt.pdf
- 《Microelectronics Process》Sputter deposition.pdf